

What is claimed is:

Claims:

- 1 1. A semiconductor device structure comprising:
2 a gate electrode including a vertical sidewall and a gate dielectric covering the
3 vertical sidewall;
4 at least one semiconducting carbon nanotube extending vertically between
5 opposite first and second ends at a location adjacent to said vertical sidewall of said gate
6 electrode;
7 a first contact electrically coupled with said first end of said at least one
8 semiconducting carbon nanotube; and
9 a second contact electrically coupled with said second end of said at least one
10 semiconducting carbon nanotube.

- 1 2. The semiconductor device structure of claim 1 further comprising a catalyst pad
2 electrically coupling said conductive carbon nanotube with said gate electrode, the
3 catalyst pad participating in the synthesis of said conductive carbon nanotube.

- 1 3. The semiconductor device structure of claim 1 wherein said at least one
2 semiconducting carbon nanotube is a single-wall semiconducting carbon nanotube.

- 1 4. The semiconductor device structure of claim 1 further comprising:
2 a plurality of semiconducting carbon nanotubes extending vertically at a location
3 adjacent to said vertical sidewall of said gate electrode.

- 1 5. The semiconductor device structure of claim 1 wherein said source includes a
2 catalyst pad characterized by a catalyst material effective for growing said at least one
3 semiconducting nanotube.

1 6. The semiconductor device structure of claim 5 wherein said first end of said at
2 least one semiconducting carbon nanotube incorporates an electrical-conductivity
3 enhancing substance diffused from said catalyst pad into said first end during fabrication.

1 7. The semiconductor device structure of claim 1 further comprising:
2 an insulating layer disposed between said first contact and said gate electrode for
3 electrically isolating said first contact from said gate electrode.

1 8. The semiconductor device structure of claim 1 further comprising:
2 an insulating layer disposed between said second contact and said gate electrode
3 for electrically isolating said second contact from said gate electrode.

1 9. The semiconductor device structure of claim 1 further comprising:
2 a third contact and at least one conductive carbon nanotube electrically coupling
3 said gate electrode with said third contact.

1 10. The semiconductor device structure of claim 1 wherein said second contact
2 includes a vertically-extending metal post electrically coupled with said second end of
3 said at least one semiconducting carbon nanotube.

1 11. The semiconductor device structure of claim 10 wherein said second contact
2 includes a conductive layer extending horizontally beneath said gate electrode for
3 coupling said catalyst pad with said metal post.

1 12. The semiconductor device structure of claim 1 wherein said second contact
2 includes at least one vertically-extending conductive carbon nanotube electrically coupled
3 with said second end of said at least one semiconducting carbon nanotube.

1 13. The semiconductor device structure of claim 12 wherein said second contact
2 includes a conductive layer extending horizontally beneath said gate electrode for
3 coupling said catalyst pad with said at least one vertically-extending conductive carbon
4 nanotube.

1 14. A circuit comprising an interconnected plurality of semiconductor device
2 structures of claim 1 arranged in an array characterized by a plurality of rows and a
3 plurality of columns.

1 15. The circuit of claim 14 wherein said plurality of semiconductor devices are
2 interconnected as a memory circuit.

1 16. The circuit of claim 15 further comprising:
2 a plurality of word lines each electrically interconnecting said gate electrode of
3 each of said plurality of semiconductor devices located in a corresponding one of said
4 plurality of rows of said array; and
5 a plurality of bit lines each electrically interconnecting said second contact of each
6 of said plurality of semiconductor devices located in a corresponding one of said plurality
7 of columns of said array.

1 17. The circuit of claim 16 wherein each of said plurality of word lines comprises said
2 gate electrode of said plurality of semiconductor devices.

1 18. The circuit of claim 16 wherein each of said plurality of bit lines comprises a
2 conductive stripe electrically coupling said source of each of said plurality of
3 semiconductor devices located in a corresponding one of said plurality of rows of said
4 array.

1 19. The circuit of claim 14 further comprising:
2 a substrate carrying said plurality of semiconductor devices and characterized by a
3 surface area viewed vertical to the substrate, said plurality of semiconductor devices
4 separated by an open space that ranges from about 20 percent to about 50 percent of said
5 surface area.

1 20. The circuit of claim 14 wherein said plurality of semiconductor devices are
2 interconnected as a logic circuit.

- 1 21. A method for fabricating a circuit including an array of semiconductor device
2 structures, comprising:
3 forming a stacked structure including a conducting layer, a plurality of first
4 catalyst pads each coupled electrically with the conductive layer, a gate electrode layer,
5 and an insulating layer separating the gate electrode layer from the plurality of first
6 catalyst pads;
7 partitioning the stacked structure to define a plurality of gate electrodes in the gate
8 electrode layer to define the array in which adjacent gate electrodes are separated by a
9 reactant path and each of the plurality of first catalyst pads is at least partially exposed to
10 the reactant path at a location proximate a vertical sidewall of a corresponding one of the
11 plurality of gate electrodes; and
12 directing a reactant by the reactant path to each of the plurality of first catalyst
13 pads for synthesizing at least one semiconducting carbon nanotube on each of the
14 plurality of first catalyst pads from the reactant by a chemical vapor deposition process.
- 1 22. The method of claim 21 further comprising:
2 forming a plurality of second catalyst pads on the gate electrode; and
3 synthesizing at least one conducting carbon nanotube on each of the plurality of
4 second catalyst pads.
- 1 23. The method of claim 21 further comprising:
2 defining an active area of each of the plurality of first catalyst pads.
- 1 24. The method of claim 23 wherein defining the active area further comprises:
2 covering a first portion of each of the plurality of first catalyst pads with a mask;
3 and
4 etching a second portion of each of the plurality of first catalyst pads selective to
5 the mask such that the first portion defines the active area.

1 25. The method of claim 24 wherein the mask is a temporary spacer that is removed
2 from the device structure after etching.

1 26. The method of claim 21 further comprising:
2 forming a plurality of first contacts each electrically coupled with a first end of the
3 at least one semiconducting carbon nanotube synthesized on a corresponding one of said
4 plurality of first catalyst pads.

1 27. The method of claim 26 wherein the array is characterized by semiconductor
2 device structures arranged in a plurality of rows and a plurality of columns, and the
3 method further comprises:
4 patterning the conducting layer to define a plurality of bit lines each electrically
5 interconnecting the first contact of all semiconductor devices located in each of the
6 plurality of rows of the array.

1 28. The method of claim 27 wherein the array is characterized by semiconductor
2 device structures arranged in a plurality of rows and a plurality of columns, and each of
3 the plurality of gate electrodes defines a word line for the plurality of semiconductor
4 devices located in a corresponding one of the plurality of columns of the array.

1 29. The method of claim 26 further comprising:
2 forming a plurality of second contacts each electrically coupled with a second end
3 of the at least one semiconducting carbon nanotube synthesized on a corresponding one
4 of the plurality of first catalyst pads.

1 30. The method of claim 29 further comprising:
2 electrically interconnecting the plurality of gate electrodes, the plurality of first
3 contacts, and the plurality of second contacts as a logic circuit.

1 31. The method of claim 29 further comprising:
2 electrically interconnecting the plurality of gate electrodes, the plurality of first
3 contacts, and the plurality of second contacts as a memory circuit.

1 32. The method of claim 21 further comprising:
2 diffusing an electrical-conductivity enhancing substance from each of the first
3 plurality of catalyst pads into an adjacent end of the at least one semiconducting carbon
4 nanotubes thereon.

1 33. The method of claim 32 wherein diffusing the electrical-conductivity enhancing
2 substance occurs after directing the reactant by the reactant path to each of the plurality of
3 first catalyst pads.